top of page

Products and Solutions

AmRidge's 5G NR LDPC Encoder IP Core encodes the information bit sequences on the communication transmitting side with high speed, low hardware area, and superior efficiency. It is an optimal solution for channel coding in all 5G NR applications. The core supports both ASIC and FPGA implementations.  It could be easily customized to support future standards such as 6G or proprietary standards.

​

For FPGA: 

Clock frequency at 270MHz

Coded throughput up to 18.5Gb/s

Latency : < 1.384us

Flop counts : 6381

LUT : 14k

BRAM : 5.5

​

For ASIC*:

Clock frequency at 1GHz

Coded throughput up to 68Gb/s

Latency : < 0.374us

Flop count: 7000

SRAM : 3.19KB​

​

​*Note: the above data are estimated.

bottom of page